Article Per Year (5 Year)
p-Index From 2019 - 2024
0.23
P-Index
This Author published in this journals
All Journal Jurnal Tekno
Ari Setiyani, Theresia Prima
Unknown Affiliation
Civil Engineering, Building, Construction & Architecture Electrical & Electronics Engineering Industrial & Manufacturing Engineering

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
Implementasi Reduksi Keadaan Rangkaian Digital Sekuensial Metode Bagan Implikasi Ari Setiyani, Theresia Prima; Suyanto, Yohanes
Jurnal Tekno Vol 16 No 2 (2019): Jurnal TEKNO
Publisher : Direktorat Riset dan Pengabdian pada Masyarakat Universitas Bina Darma

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.33557/jtekno.v16i1.622

Abstract

The implementation of state reduction in sequential digital circuits is made for learning the topic of state reduction. The method used for state reduction is an implication chart. This method starts with reading the transition table state and transfered into the array structure. Based on this array structure a table or chart of initial implications is arranged. The next process is to change the contents of the table if there are cells that meet the requirements to be declared as identical or not identical. This process is repeated continuously until there is no change in cell contents. The state of reduction implementation is made using the Python programming language and PHP. The results of the implementation are successful for the state transition table with 1 input and 1 output.  
Co-Authors Yohanes Suyanto