Article Per Year (5 Year)
p-Index From 2019 - 2024
0.61
P-Index
This Author published in this journals
All Journal International Journal of Power Electronics and Drive Systems (IJPEDS) Bulletin of Electrical Engineering and Informatics Indonesian Journal of Electrical Engineering and Computer Science
A. Ponniran
Universiti Tun Hussein Onn Malaysia
Control & Systems Engineering Electrical & Electronics Engineering

Published : 4 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 4 Documents
Search

 1 
Multilevel inverter with MPWM-LFT switching strategy for voltage THD minimization M. H. Yatim; A. Ponniran; A. N. Kasiran
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 10, No 3: September 2019
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (421.006 KB) | DOI: 10.11591/ijpeds.v10.i3.pp1461-1468

Abstract

This paper presents a proposed modified pulse width modulation – low frequency triangular (MPWM-LFT) switching strategy for minimization of voltage THD with implementation of asymmetric multilevel inverter (AMLI) topology on the reduced number of switching devices (RNSD) circuit structure. Principally, MPWM-LFT able to produce optimum angle of the output voltage level in order to minimize total harmonic distortion (THD). In this study, 5-level reduced number of switching devices circuit structure is selected as a circuit configuration for asymmetric (7-level structure) multilevel inverter. For switching strategy, MPWM used low switching frequency in producing signal and needs higher output voltage levels to achieve low total harmonic distortion. In contrast, sinusoidal pulse width modulation used high switching frequency in order to minimize total harmonic distortion. By optimizing angle at the output voltage using MPWM-LFT switching strategy, the voltage THD is lower as compared to MPWM and SPWM switching strategies. MPWM-LFT switching strategy obtains 11.6% of voltage THD for the 7-level asymmetric topology as compared to MPWM and SPWM switching strategies with the voltage THD are 21.5% and 17.5% respectively from the experimental works.
Optimization of PFC cuk converter parameters design for minimization of THD and voltage ripple M. A. Z. A. Rashid; A. Ponniran; M. K. R. Noor; J. N. Jumadril; M. H. Yatim; A.N. Kasiran
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 10, No 1: March 2019
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (480.072 KB) | DOI: 10.11591/ijpeds.v10.i1.pp514-521

Abstract

This paper presents the optimization of PFC Cuk converter parameter design for the minimization of THD and voltage ripple. In this study, the PFC Cuk converter is designed to operate in discontinuous conduction mode (DCM) in order to achieve almost unity power factor. The passive components, i.e., inductor and capacitor are designed based on switching frequency and resonant frequency. Nevertheless, the ranges of duty cycle for buck and boost operations are 0<D<0.5 and 0.5<D<1, respectively for the output voltage variation of the converter. The principle of the parameters design optimization is based on the balancing energy compensation between the input capacitor and output inductor for minimization of THD current. In addition, the selection of high output capacitance will minimize the output voltage ripple significantly. A 65 W PFC Cuk converter prototype is developed and experimentally tested to confirm the parameters design optimization principle. The experimental results show that the THD current is reduced to 4.5% from 61.3% and the output voltage ripple is reduced to 7 V from 18 V after parameters optimization are realized. Furthermore, it is confirmed that the output voltage ripple frequency is always double of the input line frequency, 50 Hz and the output voltage ripple is always lower than the maximum input voltage ripple.
A compact dual-band semi-flexible antenna at 2.45 GHz and 5.8 GHz for wearable applications S. M. Shah; A. A. Rosman; M. A. Z. A. Rashid; Z. Z. Abidin; F. C. Seman; H. A. Majid; S. H. Dahlan; S. A. Hamzah; N. Katiran; A. Ponniran; F. Hassan; F. Zubir
Bulletin of Electrical Engineering and Informatics Vol 10, No 3: June 2021
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/eei.v10i3.2262

Abstract

In this work, a compact dual-band semi-flexible antenna operating at         2.45 GHz and 5.8 GHz for the industrial, scientific and medical (ISM) band is presented. The antenna is fabricated on a semi-flexible substrate material, Rogers Duroid RO3003™ with a low-profile feature with dimensions of 30×38 mm2 which makes it a good solution for wearable applications. Bending investigation is also performed over a vacuum cylinder and the diameters are varied at 50 mm, 80 mm and 100 mm, that represents the average human arm’s diameter. The bending investigation shows that reflection coefficients for all diameters are almost similar which imply that the antenna will operate at the dual-band resonant frequencies, even in bending condition. The simulated specific absorption rate (SAR) in CST MWS® software shows that the antenna obeys the FCC and ICNIRP guidelines for 1 mW of input power. The SAR limits at 2.45 GHz for 1 g of human tissue is simulated at 0.271 W/kg (FCC standard: 1.6 W/kg) while for 10 g is at 0.0551 W/kg (ICNIRP standard: 2 W/kg. On the other hand, the SAR limits at 5.8 GHz are computed at 0.202 W/kg for 1 g and 0.0532 W/kg for 10 g.
Symmetrical and Asymmetrical Multilevel Inverter Structures with Reduced Number of Switching Devices M. H. Yatim; A. Ponniran; M. A. Zaini; M. S. Shaili; N. A. S. Ngamidun; A.N. Kasiran; A. A. Bakar; J.N. Jumadril
Indonesian Journal of Electrical Engineering and Computer Science Vol 11, No 1: July 2018
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijeecs.v11.i1.pp144-151

Abstract

The purpose of this study is to analyze the operation and design of symmetrical and asymmetrical multilevel inverter structures with reduced number of switching devices. In this study, the term of conventional inverter is defined as a single cascaded inverter. Specifically, the inverter operates in three complete loops and only produces 2-level and 3-level of output voltages. Usually, cascaded structure suffers from the high total harmonic distortion. Thus, by considering multilevel structure of inverter, low total harmonic distortion reduction and voltage stress reduction on switching devices can be archived. Sinusoidal pulse width modulation and modified square pulse width modulation are used as modulation techniques in switching schemes of the designed multilevel inverters. The findings indicate that, the designed multilevel structure cause low total harmonics distortion at the output voltage. Furthermore, the asymmetrical structure is producing the same output voltage levels with reduced number of switching devices compared to the symmetrical structure is experimentally confirmed. The findings show that the total harmonic distortion for 7-level (symmetrical) and 9-level (asymmetrical) are 16.45% and 15.22%, respectively.
Co-Authors A. A. Bakar A. A. Rosman A. N. Kasiran A.N. Kasiran F. C. Seman F. Hassan F. Zubir H. A. Majid J. N. Jumadril J.N. Jumadril M. A. Z. A. Rashid M. A. Zaini M. H. Yatim M. K. R. Noor M. S. Shaili N. A. S. Ngamidun N. Katiran S. A. Hamzah S. H. Dahlan S. M. Shah Z. Z. Abidin