Javad Javidan
Mohaghegh Ardabili University

Published : 3 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 3 Documents
Search

Design of a Class F Power Amplifier With 60% Efficiency at 1800 MHz Frequency Neda Babapour; Javad Javidan
Bulletin of Electrical Engineering and Informatics Vol 4, No 4: December 2015
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/eei.v4i4.515

Abstract

Based on the portable systems application, it is necessary to design blocks with high efficiency to increase battery lifetime. Power amplifier is the highest power consumption block in transmitter. The proposed circuit was simulated using ADS Agilent based on 0.18 μm TSMC RF CMOS technology and supply voltage of 3.3V on transistor level. The proposed power amplifier was designed by Class F type at 1800 MHz with 60% efficiency and output powers of 30 dBm.
Design of a Class F Power Amplifier With 60% Efficiency at 1800 MHz Frequency Neda Babapour; Javad Javidan
Bulletin of Electrical Engineering and Informatics Vol 4, No 4: December 2015
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/eei.v4i4.515

Abstract

Based on the portable systems application, it is necessary to design blocks with high efficiency to increase battery lifetime. Power amplifier is the highest power consumption block in transmitter. The proposed circuit was simulated using ADS Agilent based on 0.18 μm TSMC RF CMOS technology and supply voltage of 3.3V on transistor level. The proposed power amplifier was designed by Class F type at 1800 MHz with 60% efficiency and output powers of 30 dBm.
Design of a Class F Power Amplifier With 60% Efficiency at 1800 MHz Frequency Neda Babapour; Javad Javidan
Bulletin of Electrical Engineering and Informatics Vol 4, No 4: December 2015
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/eei.v4i4.515

Abstract

Based on the portable systems application, it is necessary to design blocks with high efficiency to increase battery lifetime. Power amplifier is the highest power consumption block in transmitter. The proposed circuit was simulated using ADS Agilent based on 0.18 μm TSMC RF CMOS technology and supply voltage of 3.3V on transistor level. The proposed power amplifier was designed by Class F type at 1800 MHz with 60% efficiency and output powers of 30 dBm.