Claim Missing Document
Check
Articles

Found 3 Documents
Search

A Hybrid Hardware Verification Technique in FPGA Design Mojtaba.Dehghani Firouzabadi; Hossein Heidari
Bulletin of Electrical Engineering and Informatics Vol 3, No 1: March 2014
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/eei.v3i1.185

Abstract

Assertion-based verification (ABV) is best emerging technique for verification of industrial hardware. Property Specification Language (PSL) is one of the most important components of ABV. In this paper we present a method to emulate hardware that is capable of support ABV that in it assertion expressions mapped to HDL. We simulated this method by an applicable example by Modelsim software. Test results indicate that this method performance is good.
A Hybrid Hardware Verification Technique in FPGA Design Mojtaba.Dehghani Firouzabadi; Hossein Heidari
Bulletin of Electrical Engineering and Informatics Vol 3, No 1: March 2014
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (104.308 KB) | DOI: 10.11591/eei.v3i1.185

Abstract

Assertion-based verification (ABV) is best emerging technique for verification of industrial hardware. Property Specification Language (PSL) is one of the most important components of ABV. In this paper we present a method to emulate hardware that is capable of support ABV that in it assertion expressions mapped to HDL. We simulated this method by an applicable example by Modelsim software. Test results indicate that this method performance is good.
A Hybrid Hardware Verification Technique in FPGA Design Mojtaba.Dehghani Firouzabadi; Hossein Heidari
Bulletin of Electrical Engineering and Informatics Vol 3, No 1: March 2014
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (104.308 KB) | DOI: 10.11591/eei.v3i1.185

Abstract

Assertion-based verification (ABV) is best emerging technique for verification of industrial hardware. Property Specification Language (PSL) is one of the most important components of ABV. In this paper we present a method to emulate hardware that is capable of support ABV that in it assertion expressions mapped to HDL. We simulated this method by an applicable example by Modelsim software. Test results indicate that this method performance is good.