Bulletin of Electrical Engineering and Informatics
Bulletin of Electrical Engineering and Informatics (Buletin Teknik Elektro dan Informatika) ISSN: 2089-3191, e-ISSN: 2302-9285 is open to submission from scholars and experts in the wide areas of electrical, electronics, instrumentation, control, telecommunication and computer engineering from the global world. The journal publishes original papers in the field of electrical, computer and informatics engineering.
Articles
9 Documents
Search results for
, issue
"Vol 3, No 2: June 2014"
:
9 Documents
clear
Predictions on the Development Dimensions of Provincial Tourism Discipline Based on the Artificial Neural Network BP Model
Yang Yang;
Jun Hu;
Mu Zhang
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.265
As the tourism industry has gradually become the strategic mainstay industry of the national economy, the scope of the tourism discipline has developed rigorously. This paper makes a predictive study on the development of the scope of Guangdong provincial tourism discipline based on the artificial neural network BP model in order to find out how the branch of tourism studies can better adapt to the development of the tourism industry. The research findings indicate that the BP model can be applied to the predictions of the scope of the tourism discipline and provide a quantitative basis for decision making with regard to the spatial layout and optimal allocation of the tourism discipline.
Optimal Determination of Size and Site of DGs in Mesh System Using PSO
Mohammad Salehi Male;
Adel Akbari Majd;
Ramtin Rasouli Nezhad
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.266
Nowadays, the penetration of Distributed Generation (DG) in power networks takes special place for them worldwide and is increasing in developed countries. In order to improve of voltage profile, stability, reduction of power losses and etc, it is necessary that this increasing of installation of DGs in Distribution system should be becomes systematically. This paper introduces an optimal placement method in order to sizing and sitting of distributed generation in IEEE 30 bus mesh test system. The algorithm for optimization is Particle Swarm Optimization (PSO). Proposed objective function is Multi Objective Function that considers active power losses of the system and the voltage profile. High performance of the proposed algorithm is proved by applying algorithm in 30 bus IEEE system using MATLAB software and in order to illustrate of feasibility of proposed method this optimization will achieved with Three DG units.
A Power Quality Improvement for Microgrid Inverter Operated In Grid Connected and Grid Disconnected Modes
M. Tamil Selvi;
D.G unapriya
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.267
The renewable energy based distributed generators (DGs) will plays a dominant role in electricity production. A micro grid consists of clusters of load and distributed generators that operate as a single controllable system. The interconnection of the DG to the utility/grid through power electronic converters has raised concern about safe operation and protection of the equipments. The main objective of this paper is too focused on the power quality improvement in micro grid. In the distributed power system, the increased infiltration of nonlinear loads and power electronic interfaced distribution generation systems creates power quality issues such as voltage unbalance, frequency regulation and harmonic elimination.
Voltage Sag Mitigation and Load Reactive Power Compensation by UPQC
P. Ajitha;
D. Jananisri
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.268
This paper presents Unified Power Quality Conditioner(UPQC) that consist of series inverter and shunt inverter in back to back configuration which simultaneously compensate the power quality(PQ) problems of both voltage sag and load reactive power compensation . In this paper ,Neural network is tool which is considered for solving power quality problems. The simulation results from MATLAB/SIMULINK are discussed to validate the proposed method.
Varying Vector Pulse Width Modulation for Three Phase Inverter
Raju J;
Kowsalya M
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.269
This paper mainly deals with designing a control scheme to eliminate the OFF STATE (T0 state) present in a Space Vector Pulse-Width Modulation; this has been achieved by redesigning the equations for calculating the reference vector of modulating signal (Vref). In widely used Space Vector Pulse Width Modulation Vmax of carrier signal is greater than Vref of modulating signal (except when Vref = Vmax). Thus during this state the drive goes into the OFF STATE (T0 state). T0 States are similar mirror image states; hence they have no good or bad effect on the system. But there is an amount of switching loss occurring when the switch executes the T0 state. The new equations for reference vector resulted in reducing the switching losses to half the actual value. Also it has various other advantages like. Increase in DC-Link utilization from 15.47 to 21.14 at 2 KHz carrier frequency and Reduction in THD of the system compared to widely used SVPWM.
Harmonic Reduction in Variable Frequency Drives Using Active Power Filter
M. Tamilvani;
K. Nithya;
M. Srinivasan;
S.U Prabha
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.270
In this paper Voltage Source Inverter (VSI) is used to supply a variable frequency variable voltage to a three phase induction motor drive in a variable speed application. One important complication is that, Voltage Source Inverter (VSI) used in VFD causes non-sinusoidal output voltage and current due to presence of harmonics. Shunt active filter with VSI topology is proposed for current harmonic elimination. The current control scheme proposed for SAPF is Synchronous Reference Frame theory applied to SVPWM. The reference current can be calculated by using Reference Frame Transformation, reference current are transformed from a−b−c stationary frame to d−q rotating frame. In SVPWM technique, the Active Power Filter reference voltage is generated and desired Active Power Filter output voltage is generated by SVPWM. The analysis of simulation results are carried out in MATLAB/SIMULINK model.
Sampled Reference Frame Algorithm Based on Space Vector Pulse Width Modulation for Five Level Cascaded H-Bridge Inverter
Gomathi C;
Navya Nagath;
Veerakumar S
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.271
In This paper the Sampled Reference Frame Algorithm for Five Level Cascaded H-Bridge Inverter is presented. This simple method is less computation method than Sector Identification. This SVPWM can drive any Multilevel Inverter with good DC utilization, less switching stress. This is used for high voltage and high power applications. By using Sampled Reference Frame Algorithm, there is no use of look up tables, sector selection, no need of reference voltage and angle information, 3φ to 2φ transformation. The inverter’s structure of these inverters is developed by using MATLAB SIMULINK software.
Study on the Rough-set-based Clustering Algorithm for Sensor Networks
Fengmei Liang;
Liyuan Zhang;
Peng Sun
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.272
The traditional clustering algorithm is a very typical level routing algorithm in wireless sensor networks (WSN). On the basis of the classical LEACH (Low Energy Adaptive Clustering Hierarchy) algorithm, this paper proposes an energy efficient clustering algorithm in WSN. Through the introduction of rough set, the new algorithm mainly introduces how to confirm an optimized strategy to choose the cluster head effectively by the simplified decision table. That is to say, by discrete normalized data preprocessing of attribute value, getting discretization decision table. Finally, the results from simulated experiments show that the clustering algorithm based on rough set theory can optimize the clustering algorithm in network data. That is to say, the rough-set-based clustering algorithm can effectively choose the cluster head, balance the energy of the nodes in the cluster and prolong the lifetime of sensor networks.
Subthreshold Dual Mode Logic
J.Nageswara Reddy;
T. Sathyanarayana;
M.A. Khadar Baba
Bulletin of Electrical Engineering and Informatics Vol 3, No 2: June 2014
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/eei.v3i2.273
In this brief, we introduce a novel low-power dual mode logic (DML) family, designed to operate in the subthreshold region. The proposed logic family can be switched between static and dynamic modes of operation according to system requirements. In static mode, the DML gates feature very low-power dissipation with moderate performance, while in dynamic mode they achieve higher performance, albeit with increased power dissipation. This is achieved with a simple and intuitive design concept. SPICE and Monte Carlo simulations compare performance, power dissipation, and robustness of the proposed DML gates to their CMOS and domino counterparts in the 80-nm process. Measurements of an 80-nm test chip are presented in order to prove the proposed concept.