International Journal of Informatics and Communication Technology (IJ-ICT)
International Journal of Informatics and Communication Technology (IJ-ICT) is a common platform for publishing quality research paper as well as other intellectual outputs. This Journal is published by Institute of Advanced Engineering and Science (IAES) whose aims is to promote the dissemination of scientific knowledge and technology on the Information and Communication Technology areas, in front of international audience of scientific community, to encourage the progress and innovation of the technology for human life and also to be a best platform for proliferation of ideas and thought for all scientists, regardless of their locations or nationalities. The journal covers all areas of Informatics and Communication Technology (ICT) focuses on integrating hardware and software solutions for the storage, retrieval, sharing and manipulation management, analysis, visualization, interpretation and it applications for human services programs and practices, publishing refereed original research articles and technical notes. It is designed to serve researchers, developers, managers, strategic planners, graduate students and others interested in state-of-the art research activities in ICT.
Articles
10 Documents
Search results for
, issue
"Vol 12, No 3: December 2023"
:
10 Documents
clear
<![CDATA[Realization of an intelligent evaluation system ]]>
<![CDATA[Otman Maarouf]]>;
<![CDATA[Rachid El Ayachi]]>;
<![CDATA[Mohamed Biniz]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp284-292
<![CDATA[A number of benefits have been reported for computer-based assessments over traditional paper-based exams, both in terms of IT support for question development, reduced distribution and test administration costs, and automated support. Possible for the ranking. However, existing computerized assessment systems do not provide all kinds of questions, namely open questions that require writing solutions. To overcome the challenges of the existing, the objective of this work is to achieve an intelligent evaluation system (IES) responding to the problems identified, and which adapts to the different types of questions, especially open-ended questions of which the answer requires sentence writing or programming.]]>
<![CDATA[CNN inference acceleration on limited resources FPGA platforms_epilepsy detection case study ]]>
<![CDATA[Afef Saidi]]>;
<![CDATA[Slim Ben Othman]]>;
<![CDATA[Meriam Dhouibi]]>;
<![CDATA[Slim Ben Saoud]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp251-260
<![CDATA[The use of a convolutional neural network (CNN) to analyze and classify electroencephalogram (EEG) signals has recently attracted the interest of researchers to identify epileptic seizures. This success has come with an enormous increase in the computational complexity and memory requirements of CNNs. For the sake of boosting the performance of CNN inference, several hardware accelerators have been proposed. The high performance and flexibility of the field programmable gate array (FPGA) make it an efficient accelerator for CNNs. Nevertheless, for resource-limited platforms, the deployment of CNN models poses significant challenges. For an ease of CNN implementation on such platforms, several tools and frameworks have been made available by the research community along with different optimization techniques. In this paper, we proposed an FPGA implementation for an automatic seizure detection approach using two CNN models, namely VGG-16 and ResNet-50. To reduce the model size and computation cost, we exploited two optimization approaches: pruning and quantization. Furthermore, we presented the results and discussed the advantages and limitations of two implementation alternatives for the inference acceleration of quantized CNNs on Zynq-7000: an advanced RISC machine (ARM) software implementation-based ARM, NN, software development kit (SDK) and a software/hardware implementation-based deep learning processor unit (DPU) accelerator and DNNDK toolkit.]]>
<![CDATA[Smart portable system for monitoring vibration based on the Raspberry Pi microcomputer and the MEMS accelerometer ]]>
<![CDATA[Hajar Baghdadi]]>;
<![CDATA[Karim Rhofir]]>;
<![CDATA[Mohamed Lamhamdi]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp261-271
<![CDATA[In this work, an internet of things (IoT) sensing and monitoring box has been developed. The proposed low-cost system is a portable device for smart buildings to measure vibrations, monitor, and control noise caused by the industrial machines. We will present an instrument and a method to measure the vibration and tilt of a mechanical system (air conditioner). The primary goal is to create a signal acquisition and monitoring system that is both user-friendly and affordable, while also delivering exceptional precision. The key concept is centered around acquiring and processing signals through the Raspberry Pi. We will use for the first time as an application, which does not exist before, a conversion method to control and monitor remotely the noise generated by the machines. Once the noise reaches a high value or the air conditioner is too much tilted, the system sends an alert in the form of an email. We will use the Python language to acquire and process the signal and send the alerts. The proposed approach is straightforward to implement, and the obtained results demonstrate a high level of accuracy that is consistent with the existing literature.]]>
<![CDATA[A comprehensive survey of automatic dysarthric speech recognition ]]>
<![CDATA[Shailaja Yadav]]>;
<![CDATA[Dinkar Manik Yadav]]>;
<![CDATA[Kamalakar Ravindra Desai]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp242-250
<![CDATA[The need for automated speech recognition has expanded as a result of significant industrial expansion for a variety of automation and human-machine interface applications. The speech impairment brought on by communication disorders, neurogenic speech disorders, or psychological speech disorders limits the performance of different artificial intelligence-based systems. The dysarthric condition is a neurogenic speech disease that restricts the capacity of the human voice to articulate. This article presents a comprehensive survey of the recent advances in the automatic dysarthric speech recognition (DSR) using machine learning (ML) and deep learning (DL) paradigms. It focuses on the methodology, database, evaluation metrics, and major findings from the study of previous approaches. From the literature survey it provides the gaps between exiting work and previous work on DSR and provides the future direction for improvement of DSR. The performance of the various machine and DL schemes is evaluated for the DSR on UASpeech dataset based on accuracy, precision, recall, and F1-score. It is observed that the DL based DSR schems outperforms the ML based DSR schemes.]]>
<![CDATA[2D router chip design, analysis, and simulation for effective communication ]]>
<![CDATA[Prateek Agarwal]]>;
<![CDATA[Tanuj Kumar Garg]]>;
<![CDATA[Adesh Kumar]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp225-235
<![CDATA[The router is a network device that is used to connect subnetwork and packet-switched networking by directing the data packets to the intended IP addresses. It succeeds the traffic between different systems and allows several devices to share the internet connection. The router is applicable for the effective commutation in system on chip (SoC) modules for network on chip (NoC) communication. The research paper emphasizes the design of the two dimensional (2D) router hardware chip in the Xilinx integrated system environment (ISE) 14.7 software and further logic verification using the data packets transmitted from all input/output ports. The design evaluation is done based on the pre-synthesis device utilization summary relating to different field programmable gate array (FPGA) boards such as Spartan-3E (XC3S500E), Spartan-6 (XC6SLX45), Virtex-4 (XC4VFX12), Virtex-5 (XC5VSX50T), and Virtex-7 (XC7VX550T). The 64-bit data logic is verified on the different ports of the router configuration in the Xilinx and Modelsim waveform simulator. The Virtex-7 has proven the fast-switching speed and optimal hardware parameters in comparison to other FPGAs.]]>
<![CDATA[Evaluating the impact of COVID-19 on the monetary crisis by machine learning ]]>
<![CDATA[Milad Mohseni]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp272-283
<![CDATA[In this study, machine learning is examined in relation to commercial machine learning's resilience to the COVID-19 pandemic-related crisis. Two approaches are used to assess the pandemic's impact on machine learning risk, as well as a method to prioritize sectors according to the crisis's potential negative consequences. I conducted the study to determine Santander machine learning's resilience. The data mining area offers prospects for COVID-19's future. A total of 13 machine learning demos were selected for its organization. The Hellweg strategy and the technique for order preference by similarity to ideal solution (TOPSIS) technique were utilized as direct request strategies. Parametric assessment of machine learning versatility in business was based on capital sufficiency, liquidity proportion, market benefits, and share in an arrangement of openings with a perceived disability, and affectability of machine learning's credit portfolio to monetary hazard. As a result of the COVID-19 pandemic, these enterprises were ranked according to their threat. Based on the findings of the research, machine learning worked the best for the pandemic. Meanwhile, machine learning suffered the most during the downturn. It can be seen, for example, in conversations about the impact of the pandemic on developing business sector soundness and managing financial framework solidity risk.]]>
<![CDATA[Improved distribution and food safety for beef processing and management using a blockchain-tracer support framework ]]>
<![CDATA[Arnold Adimabua Ojugo]]>;
<![CDATA[Patrick Ogholuwarami Ejeh]]>;
<![CDATA[Odiakaose Chukwufunaya Christopher]]>;
<![CDATA[Andrew Okonji Eboka]]>;
<![CDATA[Frances Uchechukwu Emordi]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp205-213
<![CDATA[Agriculture has since become a major source of livelihood for Nigerians. It also accounts for over 85% of the total food consumed within her borders. The sector has maintained improved productivity and profitability via a concerted effort to address critical issues such as an unorganized regulatory system, lack of food safety data, no standards in agricultural produce, non-adaptation to precision farming, and non-harmony via inventory trace supports. This study proposes blockchain-based trace-support in a continued effort to ensure food quality, consumer safety, and trading of food assets. It uses the radio frequency identification (RFID) sensor to register and track livestocks, farms/farmers, and abattoir processes as well as provisions a databank to trace livestock data. Results show the model adequately perform about 1,101 transactions per seconds with a response time of 0.21 s for queries and 0.28 s for https pages respectively for 2,500 users. Also, it yields a slightly longer time of 0.32 s for queries and 0.38 s for https pages respectively with an increased 5,000 users via the world-state as stored in the blockchain’s hyper-fabric ledger. Overall, the framework can directly query and retrieve data without it traversing the whole ledger. This, in turn, improves the efficiency and effectiveness of the traceability system.]]>
<![CDATA[180 nm NMOS voltage-controlled oscillator for phase-locked loop applications ]]>
<![CDATA[Ezzidin Hassan Aboadla]]>;
<![CDATA[Ali Hassan]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp236-241
<![CDATA[The voltage-controlled oscillator (VCO) is the primary device in the phase-locked loop (PLL) to produce the local oscillator frequency. The excessive phase noise of VCOs is the primary cause of PLL performance loss. This paper proposes the design and optimization of low phase noise and low power consumption for a 180 nm N-channel metal-oxide semiconductor NMOS VCO for PLL applications with P-channel metal-oxide semiconductor PMOS varactors and spiral inductors. At 2 V supply voltage, the optimized NMOS VCO has a power consumption of 21 mW, a phase noise of -130 dBc/Hz at 1 MHz offset and a total harmonic distortion (THD) of 3.9%. The proposed design is verified by PSpice simulations. A new criterion is proposed for optimizing NMOS LC oscillators.]]>
<![CDATA[Acceleration of convolutional neural network based diabetic retinopathy diagnosis system on field programmable gate array ]]>
<![CDATA[Meriam Dhouibi]]>;
<![CDATA[Ahmed Karim Ben Salem]]>;
<![CDATA[Afef Saidi]]>;
<![CDATA[Slim Ben Saoud]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp214-224
<![CDATA[Diabetic retinopathy (DR) is one of the most common causes of blindness. The necessity for a robust and automated DR screening system for regular examination has long been recognized in order to identify DR at an early stage. In this paper, an embedded DR diagnosis system based on convolutional neural networks (CNNs) has been proposed to assess the proper stage of DR. We coupled the power of CNN with transfer learning to design our model based on state-of-the-art architecture. We preprocessed the input data, which is color fundus photography, to reduce undesirable noise in the image. After training many models on the dataset, we chose the adopted ResNet50 because it produced the best results, with a 92.90% accuracy. Extensive experiments and comparisons with other research work show that the proposed method is effective. Furthermore, the CNN model has been implemented on an embedded target to be a part of a medical instrument diagnostic system. We have accelerated our model inference on a field programmable gate array (FPGA) using Xilinx tools. Results have confirmed that a customized FPGA system on chip (SoC) with hardware accelerators is a promising target for our DR detection model with high performance and low power consumption.]]>
<![CDATA[A serious game about Covid-19: design and evaluation study ]]>
<![CDATA[Farida Bouroumane]]>;
<![CDATA[Mustapha Abarkan]]>
<![CDATA[ International Journal of Informatics and Communication Technology (IJ-ICT) Vol 12, No 3: December 2023 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijict.v12i3.pp195-204
<![CDATA[As many countries experience the emergence of new waves of Covid-19, many governments around the world have reminded their citizens of the need for an engaging intervention that could improve compliance with Covid-19 safe behaviors using the media general public or social media. In the face of the serious threat of Covid-19, immunity issues are currently the subject of various research and studies. A promising approach is to use video game culture to educate and train citizens to healthily adopt eating habits to strengthen the immune system. The objective of this study is to develop a prototype of a serious game (SG) on how to strengthen the immune defenses in order to be able to fight a coronavirus infection and to constitute an anti-virus barrier. After defining the learning objectives by interviewing the stakeholders, we searched the scientific literature to establish the relevant theoretical bases. The learning contents have been validated by biology teachers. The learning mechanisms were then determined based on the learning objectives. The obtained experimental results show that 92% of the participants in the study have appreciated the quality of the scenario and the way in which the concept of interaction between the different game elements was presented.]]>
