Article Per Year (5 Year)
p-Index From 2019 - 2024
0.23
P-Index
This Author published in this journals
All Journal Jurnal Pengembangan Teknologi Informasi dan Ilmu Komputer
Muhammad Ichwan Pradana
Fakultas Ilmu Komputer, Universitas Brawijaya
Computer Science & IT Control & Systems Engineering Education Electrical & Electronics Engineering Engineering

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
Implementasi Priority Packet Scheduling di Sisi Node Pengirim pada Mobile Ad-hoc Network berdasarkan Ukuran Paket Data Muhammad Ichwan Pradana; Primantara Hari Trisnawan; Reza Andria Siregar
Jurnal Pengembangan Teknologi Informasi dan Ilmu Komputer Vol 7 No 3 (2023): Maret 2023
Publisher : Fakultas Ilmu Komputer (FILKOM), Universitas Brawijaya

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

Mobile Ad-hoc Network (MANET) is a mobile network, due to its nature MANET has basic weaknesses in its reliability when traffic is high. High network traffic is caused by one of the factors including the size of the packets being transmitted, which can cause smaller packets to be susceptible to not reaching the recipient or packet loss. Packet Scheduling is one solution to address these issues. This research uses Priority Packet Scheduling method based on the size of the data packet. Data packets with a size greater than 1000 bytes will be given high priority and sent first. Packets with a size between 1000 bytes and 500 bytes will be given medium priority and packets below 500 bytes will be given the lowest priority. Each priority will still receive a sending quota to prevent starvation. The results of Priority Packet Scheduling show that the method does not have an impact on the Packet Delivery Ratio and even experienced an increase in Average End-to-End Delay when compared to not using Priority Packet Scheduling. However, the Average Throughput values obtained with this method are significant.
Co-Authors Primantara Hari Trisnawan Reza Andria Siregar