Article Per Year (5 Year)
p-Index From 2019 - 2024
0
P-Index
This Author published in this journals
All Journal International Journal of Power Electronics and Drive Systems (IJPEDS) Perfecting a Video Game with Game Metrics
Syamim Sanusi
Universiti Teknikal Malaysia Melaka
Computer Science & IT Control & Systems Engineering Electrical & Electronics Engineering

Published : 2 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 2 Documents
Search

 1 
Implementation of Space Vector Modulator for Cascaded H-Bridge Multilevel Inverters Syamim Sanusi; Auzani Jidin; Tole Sutikno; Kasrul Abdul Karim; Mohd Luqman Jamil; Siti Azura Ahmad Tarusan
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 6, No 4: December 2015
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijpeds.v6.i4.pp906-918

Abstract

The Space Vector Modulation (SVM) technique has gained wide acceptance for many AC drive applications, due to a higher DC bus voltage utilization (higher output voltage when compared with the SPWM), lower harmonic distortions and easy digital realization. In recent years, the SVM technique was extensively adopted in multilevel inverters since it offers greater numbers of switching vectors for obtaining further improvements of AC drive performances. However, the use of multilevel inverters associated with SVM increases the complexity of control algorithm (or computational burden), in obtaining proper switching sequences and vectors. The complexity of SVM computation causes a microcontroller or digital signal processor (DSP) to execute the computation at a larger sampling time. This consequently may produce errors in computation and hence degrades the control performances of AC motor drives. This paper presents a developement of SVM modulator for three-level Cascaded H-Bridge Multilevel Inverter (CHMI) using a hybrid controller approach, i.e. with combination between the DS1104 Controller Board and FPGA. In such way, the computational burden can be minimized as the SVM tasks are distributed into two parts, in which every part is executed by a single controller. This allows the generation of switching gates performed by FPGA at the minimum sampling time 〖DT〗_2=540 ns to obtain precise desired output voltages, as can be verified via simulation and experimental results.
Improved Output Voltage Quality using Space Vector Modulation for Multilevel Inverters Auzani Jidin; Syamim Sanusi; Tole Sutikno; Nik Rumzi Nik Idris
TELKOMNIKA (Telecommunication Computing Electronics and Control) Vol 14, No 2: June 2016
Publisher : Universitas Ahmad Dahlan

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.12928/telkomnika.v14i2.3111

Abstract

Space vector modulation (SVM) has received wide acceptance due to many benefits over other techniques such as higher output voltages, lower total harmonic distortion (THD), high-efficiency and flexible to be implemented in vector control systems. In digital implementation, the SVM equations can be optimally computed by eliminate the use of complex forms. In this paper, the simple SVM based on two-level inverter is employed for higher levels of inverters. This is to retain the simplicity of SVM computation for three-level and five-level cascaded H-bridge multilevel inverter (CHMI). Moreover, the proposed method utilizes two controller boards to perform high computational workloads and to eliminate glitch and error problems. Experiment results show that the THD of output voltage in five-level CHMI gives the smallest value among the results obtained from other levels.
Co-Authors Auzani Jidin Kasrul Abdul Karim Mohd Luqman Jamil Nik Rumzi Nik Idris Siti Azura Ahmad Tarusan Tole Sutikno